ASM86 MACRO ASSEMBLER POCKET REFERENCE

CONTENTS

PA	GE		
8086 Register Model	1		
Operand Summary	2		1
Second Instruction Byte Summary	2		11.1
Operand Address (EA) Timing (Clocks)	2	-	
Memory Segmentation Model	3		1
8086/8088 Instructions	4		1
186 Instructions	36		ب ال
8087 Instructions	41		
Assembler Controls Summary	71		
ASM86 Invocation	73		11 1
Assembler Directives	74		
Processor Reset Register Initialization	75		1 3
MCS-86 Reserved Locations	75		1
APX 86/88/186 Instruction Set Matrix	77		
Clocks for MOD186 Operation	79		
			11 7
			1
		E	11 2
			11 22

8086 Register Model

AX:	AH	AL	AC	CUMUL	ATOF	3		_	٦		
BX:	ВН	BL	BAS	SE							
CX:	СН	CL	co	UNT							
DX:	DH	DL	DA.	TA							GENERAL
ſ	5	iP .	STA	ACK PO	INTE	R			Г		SEN
1	E	IP.	BAS	SE POI	NTER				1		•
ľ		SI	SO	URCE I	NDEX						
į)I	DES	STINAT	ION II	NDE	X	_	_		
ſ	1	P	STA	ACK PC	INTE	R					
į	FLAGS,	FLAGS	STA	ATUS F	LAGS						
Γ	-	s	Co	DE SEC	MEN	Т		_	7		-
ı		S	DA	TA SEG	MEN'	Г					EN
- 1	S	S	STA	ACK SE	GME	T			\vdash		SEGMENT
	E	S	EXT	TRA SE	GME	VΤ		_	J		SS
Instru	uctions th	at referer AGS to r	nce the	e flag re ent the	egister file:	file	as a	ı 16-	-bit (obje	ct u
15				8							
×	xx	X OF D	FIF	TF SI	ZF	х	AF	Х	PF	х	CF
-								_		-	

X - Don't Care

Flags AF: AUXILIARY CARRY — BCD

CF: CARRY FLAG

11 2

PF: PARITY FLAG SF: SIGN FLAG TF: TRAP (SINGLE STEP FLAG) ZF: ZERO FLAG

DF: DIRECTION FLAG (STRINGS)
IF: INTERRUPT ENABLE FLAG
OF: OVERFLOW FLAG (CF SF)

Operand Summary

"reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX 001 CX 010 DX 011 BX 100 SP 101 BP 110 SI 111 DI	000 AL 001 CL 010 DL 011 BL 100 AH 101 CH 110 DH 111 BH	00 ES 01 CS 10 SS 11 DS

Second Instruction Byte Summary

mod	XXX	r/m

mod	Displacement
00 01	DISP = 0°, disp-low and disp-high are absent DISP = disp-low sign-extended to 16-bits, disp-high is absent

10 DISP = dlsp-high: disp-low 11 r/m is treated as a "reg" field

r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP*
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES. Immed Offset = 6

Base (BX, BP, SI, DI) = 5

Base + DISP = 9


Base + Index (BP + DI, BX + SI) = 7

Base + Index (BP + SI, BX + DI) = 8

Base + Index (BP + DI, BX + Si) + DISP = 11

Base + Index (BP + SI, BX + DI) + DISP = 12

Memory Segmentation Model



Segment Override Prefix

001 reg 110

Timing: 2 clocks

11 2

11 12

TIE

TIE

11

Use of Segment Override

Operand Register	Default	With Override Prefix
IP (code address)	cs	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or C
SI or DI (not incl. strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

8086/8088 Instructions


Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

_		 	 	
Oncode	m/op/r/m	1	Data	
Choose	7-11-1	 -		 -

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction.
 The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each format box.
- m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit register or memory (r/m) field.
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.
- A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.



AAA = ASCII Adjust for Addition

Opcode Clocks Operation

37 4 adjust AL, flags, AH

AAD = ASCII Adjust for Division

Long——Opcode

Opcode Clocks Operation

D5,0A 60 Adjust AL, AH prior to division

AAM = ASCII Adjust for Multiplication

Opcode Clocks Operation

D4,0A 83 Adjust AL, AH after multiplication

AAS = ASCII Adjust for Subtraction

Opcode
Opcode Clocks Operation
3F 4 adjust AL, flags, AH

ADC = Integer Add with Carry

Memory/Reg + Reg

Ор	code mod	reg r/m	
	Opcode	Clocks	Operation
Byte	12 12	3 9+EA	Reg8 + CF + Reg8 + Reg8 Reg8 + CF + Reg8 + Mem8

12 9+EA Reg8 + CF + Reg8 + Mem8
10 16+EA Mem8 + CF + Mem8 + Reg8
Word 13 3 Reg16 + CF + Reg16 + Reg16
13 9+EA Reg16 + CF + Reg16 + Mem16
11 16+EA Mem16 + CF + Mem16 +

Reg16

Immed to AX/AL

Орс	ode	Data	
	Opcode	Clocks	Operation
Byte	14	4	AL+CF + AL + Immed8
Word	15	4	AX + CF + AX + Immed16

Immed to Memory/Reg

83

Opco	ode mod 01	0 r/m	Data
	Opcode	Clocks	Operation
Byte	80 80	4 17+EA	Reg8 + CF + Reg8 + immed8 Mem8 + CF + Mem8 + Immed8
Word	81	4	Reg16 + CF + Reg16 + Immed16
	81	17+EA	Mem16 + CF + Mem16 + Immed16
	83	4	Reg16 - CF + Reg16 + Immed8

Immed8

Mem16 -- CF + Mem16 +

17+EA

ADD = Integer Addition

Memory/Reg + Reg

_						
	Opcode	Clocks	Operation			
Byte	02	3	Reg8 +Reg8 + Reg8			
	02	9+EA	Reg8 +Reg8 + Mem8			
	00	16+EA	Mem8 + Mem8 + Reg8			
Word	03	3	Reg16 + Reg16 + Reg16			
	03	9+EA	Reg16 + Reg16 + Mem16			
	01	16+EA	Mem16 + Mem16 + Reg16			

Immed to AX/AL

. .

11 12

11 2

11

Opcode	Data	
Орсо	de Clocks	Operation
04	4	AL + AL + Immed8
05	4	AX - AX + Immed16

Immed to Memory/Reg

Орсс	Opcode mod 000 r/m		Data
	Opcode	Clocks	Operation
Byte	80 80	4 17+EA	Reg8 + Reg8 + Immed8 Mem8 + Mem8 + Immed8
Word	81 81 83 83	4 17+EA 4 17+EA	Reg16 -Reg16 + Immed16 Mem16 - Mem16 + Immed16 Reg16 - Reg16 + Immed8 Mem16 - Mem16 + Immed8

AND = Logical AND

Memory/Reg with Reg

Opcode	mod reg r	/m	
Орс	ode Cl	ocks	Operation

Reg8 - Reg8 AND Reg8

Reg8 - Reg8 AND Mem8

Mem8 - Mem8 AND Reg8

Byte 22 3 22 9+EA 20 16+EA

 Word
 23
 3
 Reg16 ← Reg16 AND Reg16

 23
 9+EA
 Reg16 ← Reg16 AND Mem16

 21
 16+EA
 Mem16 ← Mem16 AND Reg16

Immed to AX/AL

Opcode	Data	

 Opcode
 Clocks
 Operation

 Byte
 24
 4
 AL ←AL AND Immed8

 Word
 25
 4
 AX ←AX AND Immed16

Immed to Memory/Reg

Opcode mod 10	0 r/m		Data	
Opcode	Clocks	Operation		

 Byte
 80
 4
 Reg8 → Reg8 AND Immed8

 80
 17+EA
 Mem8 → Mem8 AND Immed8

 Word
 81
 4
 Reg16 → Reg16 AND Immed16


 81
 17+EA
 Mem16 → Mem16 AND Immed16

CALL = Call

Within segment or group, IP relative

Opcode	DispL	DispH
Opcod	le Cloc	ks Operation
E8	19	IP ← IP + Disp16—(SP) ← return
x12.1 *		T - 34 4

Within segment or group, Indirect



Inter-segment or group, Direct

111101 306	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. 6.	oup, -			
Opcode	offse	t	offset	segbase	segbase	segbase
•	code 9A		cks	Operation CS - segba	ase	
				IP ← offset		

Inter-segment or group, Indirect

11 17

Opcode	code mod 011 r/m		
Орс	ode	Clocks	Operation
F	F	37 + EA	CS ← segbase

CBW = Convert Byte to Word

Opcode Opcode

98

F8

Operation Clocks 2

convert byte in AL to word in AX

CLC = Clear Carry Flag

Opcode Opcode

Clocks Operation clear the carry flag 2

CLD = Clear Direction Flag

Opcode

Operation Opcode Clocks 2 clear direction flag FC

CLI = Clear Interrupt Enable Flag

Clocks Operation Opcode FA 2 clear interrupt flag

CMC = Complement Carry Flag

Opcode

Opcode Operation Clocks

2 complement carry flag F5

CMP = Compare Two Operands

Memory/Reg with Reg

Opcode mod reg r/m Clocks Operation

Opcode flags - Reg8 - Reg8 38 3 Byte 38 9+EA flags - Reg8 - Mem8

flags - Mem8 - Reg8 **3A** 9+EA flags - Reg16 - Reg16 39 3 Word flags - Reg16 - Mem16 39 9+EA flags - Mem16 - Reg16 3B 9+EA

Immed to AX/AL

3C

80

Byte

Data Opcode Opcode Clocks Operation

3D flaos Word Immed to Memory/Reg

Opcode mod 111 r/m

Operation Clocks Opcode flags - Reg8 - Immed8 80 Byte flags - Mem8 - Immed8

AL - Immed8

AX - Immed16

Data

flags - Reg16 - Immed16 81 Word flags + Mem16 - Immed16 10+EA 81 flags - Reg16 - Immed8 83 flags -- Mem16 - Immed8 83 10+EA

10+EA

CWD = Convert Word to Doubleword



Ti

17 17

1 1 12

11 22

110

TI

E

TI EN

Opcode Clocks Operation Opcode convert word in AX to 99 5

doubleword in DX:AX

10

DAA = Decimal Adjust for Addition

Opcode

Орсос	de Clocks	Operation
27	4	adjust AL, flags, AH

DAS = Decimal Adjust for Subtraction

Opcode

Opcode	Clocks	Operation
2F	4	adjust AL, flags, AH

DEC = Decrement by 1

Word Register

Opcode + reg

Opcode

Opcode	CIOCKS	Operation
48+reg	2	Reg16 - Reg16 - 1

Memory/Byte Register

mod 001 r/m

	Opcode	Clocks	Operation
Byte	FE FE	3 15+EA	Reg8 + Reg8 - 1 Mem8 + Mem8 - 1
Word	FF	15+EA	Mem16 - Mem16 - 1

DIV = Unsigned Division

Memory/Reg with AX or DX:AX

Op	code mo	d 110 r/m	
	Opcode	Clocks	Operation
Byte	F6	80-90	AH,AL + AX / Reg8
_	F6	(86-96) + EA	AH,AL - AX / Mem8

DX.AX - DX:AX / Reg16

(150-168)+EA DX,AX + DX:AX / Mem16

144-162

ESC = Escape

F7

Word

1


T P

11 22

TIE

Opcode + i mod	xxx r/m	二工二コ
Opcode	Clocks	Operation
D8+i D8+i	8+EA 2	data bus + (EA) data bus + (EA)

HLT = Halt



IDIV = Signed Division

Memory/Reg with AX or DX:AX

Оро	ode mo	d 111 r/m	
	Opcode	Clocks	Operation
Byte	F6 F6	101-112 (107-118)+EA	AH,AL -AX / Reg8 AH,AL -AX / Mem8
Word	F7 F7	165-184 (171-190)+EA	DX,AX - DX:AX / Reg16 DX,AX - DX:AX / Mem16

IMUL = Signed Multiplication

Memory/Reg with AL or AX

Оре	code	mod	101 r/m	
	Орсо	ebo	Clocks	Operation
Byle	F6		80-98 (86-104)+EA	AX + AL*Reg8 AX + AL*Mem8

DX:AX -AX*Reg16 F7 128-154 Word (134-160)+EA DX:AX + AX*Mem16


IN = Input Byte, Word

Fixed port

Ope	code	Port		
	Opcode	Clocks	Operation	
Byte	E4	10	AL +Port8	
-,	E5	10	AX + Port8	

Variable port Opcode

	Opcode	Clocks	Operation
Word	EC	8	AL +Port16(in DX)
	ED	8	AX - Port16(in DX)



INC = Increment by 1

Word Register

Opcode+req Opcode 40+reg

Clocks Operation 2 Reg16 + Reg16 + 1

Memory/Byte Register mod 000 r/m

Opcode Clocks Operation FE 3 Reg8 + Reg8 + 1

15+EA

15+EA

52

51

53 or 4

= Interrupt

FE

FF

Opcode type Opcode Clocks

CC

CD

CE

Operation Interrupt 3 Interrupt 'type'

else NOP

Interrupt4 if FLAGS.OF = 1.

Mem8 - Mem8 + 1

Mem16 → Mem16 + 1

IRET = Return from Interrupt



Opcode Clocks Operation CF 24 Return from interrupt

Jcond = Jump on Condition

Operation

if condition is true then do; sign-extend displacement to 16 bits; IP → IP + sign-extended displacement;


Opcode Clocks Operation cond = 77 16 or 4 jump if above jump in above or equal jump if 6 or 4 JA 72 16 or 4 jump if below or equal jump if 6 or 4 JB 76 16 or 4 jump if equal jump if equal jump if equal jump if equal jump if greater jump if greater or equal jump if greater or equal jump if greater or equal jump if less or equal jump if less or equal jump if not above jump if not below jump if not below jump if not below jump if not below jump if not equal jump if not equal jump if not equal jump if not equal jump if not greater jump if not greater jump if not greater jump if not greater jump if not less jump if n	code	Disp		
73 16 or 4 jump ir above or equal JAE 72 16 or 4 jump if below JB 76 16 or 4 jump if below or equal JBE 78 16 or 4 jump if below or equal JBE 79 16 or 4 jump if earny set JC 74 16 or 4 jump if equal JE 75 16 or 4 jump if greater JG 76 16 or 4 jump if greater or JGE 77 16 or 4 jump if less or equal JLE 78 16 or 4 jump if not above JNAE 79 16 or 4 jump if not above JNAE 70 16 or 4 jump if not below JNAE 71 16 or 4 jump if not below JNBE 72 16 or 4 jump if not below JNBE 73 16 or 4 jump if not below JNBE 75 16 or 4 jump if not equal JNE 76 16 or 4 jump if not equal JNE 77 16 or 4 jump if not greater JNG 78 16 or 4 jump if not greater JNG 79 16 or 4 jump if not less or equal 70 16 or 4 jump if not parity JNE 71 16 or 4 jump if not less or equal 72 16 or 4 jump if not parity JNE 73 16 or 4 jump if not parity JNP 74 16 or 4 jump if not zero 75 16 or 4 jump if not zero 76 16 or 4 jump if not zero 77 16 or 4 jump if positive JNS 78 16 or 4 jump if positive JNS 79 16 or 4 jump if positive JNS 70 16 or 4 jump if positive JNS 71 16 or 4 jump if positive JNS 72 16 or 4 jump if positive JNS 73 16 or 4 jump if positive JNS 74 16 or 4 jump if parity JP 75 16 or 4 jump if positive JNS 76 16 or 4 jump if positive JNS 77 16 or 4 jump if positive JNS 78 16 or 4 jump if positive JNS 79 16 or 4 jump if positive JNS 70 16 or 4 jump if positive JNS 71 16 or 4 jump if positive JNS 72 16 or 4 jump if positive JNS 73 16 or 4 jump if positive JNS 74 16 or 4 jump if positive JNS 75 16 or 4 jump if positive JNS 76 16 or 4 jump if positive JNS 77 16 or 4 jump if positive JNS 78 16 or 4 jump if positive JNS 79 16 or 4 jump if positive JNS 70 16 or 4 jump if positive JNS 71 16 or 4 jump if positive JNS 72 16 JNS 73 16 JNS 74 18 or 6 jump if cX is zero JCXZ	Opcode	Clocks	Operation	cond =
72 16 or 4 jump if below or equal JBE 76 16 or 4 jump if below or equal JBE 772 16 or 4 jump if carry set JC 774 16 or 4 jump if greater JG 775 16 or 4 jump if greater or JGE 776 16 or 4 jump if greater or JGE 777 16 or 4 jump if less or equal JLE 778 16 or 4 jump if less or equal JLE 779 16 or 4 jump if not above JNA 780 16 or 4 jump if neither above JNAE 781 16 or 4 jump if neither below JNBE 781 16 or 4 jump if neither below JNBE 781 16 or 4 jump if not equal JNBE 782 16 or 4 jump if not equal JNBE 783 16 or 4 jump if not equal JNBE 784 16 or 4 jump if not equal JNBE 785 16 or 4 jump if not equal JNBE 786 16 or 4 jump if not less JNG 787 16 or 4 jump if not less JNG 788 16 or 4 jump if not preater JNGE 799 16 or 4 jump if not vertlow JNO 790 16 or 4 jump if not parity JNP 791 16 or 4 jump if not parity JNP 791 16 or 4 jump if not parity JNP 791 16 or 4 jump if not zero 701 16 or 4 jump if not zero 701 16 or 4 jump if positive JNS 702 16 or 4 jump if positive JNS 703 16 or 4 jump if positive JNS 704 16 or 4 jump if positive JNS 705 16 or 4 jump if positive JNS 707 16 or 4 jump if positive JNS 708 16 or 4 jump if positive JNS 709 16 or 4 jump if positive JNS 719 16 or 4 jump if positive JNS 720 16 or 4 jump if positive JNS 730 16 or 4 jump if positive JNS 740 16 or 4 jump if positive JNS 750 16 or	77	16 or 4		
16 or 4 jump if below or equal JBE	73	16 or 4	jump it above or equal	JAE
72 16 or 4 jump if carry set JC 74 16 or 4 jump if equal JE 75 16 or 4 jump if greater JG 76 16 or 4 jump if greater or	72	16 or 4	jump if below	
74 16 or 4 jump if equal JE 75 16 or 4 jump if greater JG 70 16 or 4 jump if greater JG 70 16 or 4 jump if greater or	76	16 or 4	jump if below or equal	JBE
TF	72	16 or 4	jump if carry set	JC
TO	74	16 or 4	jump if equal	
equal	7F	16 or 4	jump if greater	JG
TE		16 or 4		
76				
16 or 4 jump if neither above nor equal JNB JN				
77 16 or 4 jump if neither below nor equal 73 16 or 4 jump if no carry JNC 75 16 or 4 jump if not equal JNE 76 16 or 4 jump if not equal JNE 77 16 or 4 jump if not greater JNG 78 16 or 4 jump if not less JNL 79 16 or 4 jump if not less JNL 70 16 or 4 jump if not less JNL 70 16 or 4 jump if not version JNLE 71 16 or 4 jump if no overslow JNO 78 16 or 4 jump if no parity JNP 79 16 or 4 jump if not zero JNZ 70 16 or 4 jump if positive JNS 71 16 or 4 jump if overslow JO 72 16 or 4 jump if parity JP 73 16 or 4 jump if parity JP 74 16 or 4 jump if parity JP 75 16 or 4 jump if parity JP 76 16 or 4 jump if parity JP 77 16 or 4 jump if parity JP 78 16 or 4 jump if parity JP 79 16 or 4 jump if parity JP 70 16 or 4 jump if parity JP 71 18 or 6 jump if sign JS 72 18 or 6 jump if CX is zero JCXZ			nor equal	
75	77	16 or 4		JNBE
16 or 4 jump if not greater JNG		16 or 4		JNC
7C 16 or 4 jump if neither greater nor equal 7D 16 or 4 jump if not less JNL 7F 16 or 4 jump if not less JNL 7F 16 or 4 jump if not less JNL 7T 16 or 4 jump if no overflow JNO 7B 16 or 4 jump if no parity JNP 79 16 or 4 jump if positive JNS 75 16 or 4 jump if overflow JO 70 16 or 4 jump if overflow JO 7A 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity JP 7B 16 or 4 jump if parity odd JPO 7B 16 or 4 jump if sign JS 7B 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ	75	16 or 4	jump if not equal	JNE
Nor equal Jump if not less JNL	7E	16 or 4		JNG
7F 16 or 4 jump if neither less nor equal 71 16 or 4 jump if no overflow JNO 7B 16 or 4 jump if no parity JNP 79 16 or 4 jump if positive JNS 75 16 or 4 jump if not zero JNZ 70 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity VP 7A 16 or 4 jump if parity VP 7B 16 or 4 jump if parity Odd JPO 7B 16 or 4 jump if sign JS 7B 16 or 4 jump if sign JS 7B 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ	7C	16 or 4		JNGE
requal 71 16 or 4 jump if no overflow 7B 16 or 4 jump if no parity 79 16 or 4 jump if positive 79 16 or 4 jump if positive 75 16 or 4 jump if overflow 70 16 or 4 jump if overflow 70 16 or 4 jump if overflow 70 16 or 4 jump if parity 70 16 or 4 jump if parity 70 16 or 4 jump if parity 71 16 or 4 jump if parity odd 72 18 or 4 jump if sign 73 18 or 6 jump if zero 74 18 or 6 jump if CX is zero 75 JCXZ			jump if not less	
7B 16 or 4 jump if no parity JNP 79 16 or 4 jump if positive JNS 75 16 or 4 jump if not zero JNZ 70 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity V 7B 16 or 4 jump if parity Odd JPO 7B 16 or 4 jump if parity odd JPO 7B 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ		16 or 4	equal	
79 16 or 4 jump if positive JNS 75 16 or 4 jump if not zero JNZ 70 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity odd JPO 7B 18 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ		16 or 4		
75 16 or 4 jump If not zero JNZ 70 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity odd JPO 78 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
70 16 or 4 jump if overflow JO 7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity SP 7B 16 or 4 jump if parity odd JPO 7B 16 or 4 jump if parity odd JPO 7B 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
7A 16 or 4 jump if parity JP 7A 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity odd JPO 7B 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
7A 16 or 4 jump if parity even JPE 7B 16 or 4 jump if parity odd JPO 78 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
7B 16 or 4 jump if parity odd JPO 78 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
78 16 or 4 jump if sign JS 74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
74 18 or 6 jump if zero JZ E3 18 or 6 jump if CX is zero JCXZ				
E3 18 or 6 jump if CX is zero JCXZ				
	74	18 or 6	jump if zero	JZ
	E3	18 or 6	jump if CX is zero (does not test flags)	JCXZ

JMP = Jump

Within segment or group, IP relative

Opcode	DispL	DispH
Орсо	de Cloc	cks Operation
E9	15	5 IP +IP + Disp16
EB	15	

Within segment or group, Indirect



Inter-segment or group, Direct

Opcode	offset	offset	segbase	segbase
Орсо	de Cloc	s Opera	ation	
EA	15	CS+	segbase offset	

Inter-segment or group, Indirect

11 7

Opcode	mod	101 r/m	_	\Box	_	
Орс	ode	Clocks	o	peration		
FI	F	24+EA		S + segt		

LAHF = Load AH from Flags

[Opcode		
	Opcode	Clocks	Operation
	9F	4	copy low byte of flags word to AH

LDS/LES = Load Pointer to DS/ES and Register

Opcode	mod	reg r/m	
Орс	ode	Clocks	Operation
c	4	16+EA	dword pointer at EA goes to reg16 (1st word) and ES (2nd word)
C	5	16+EA	dword pointer at EA goes to reg16 (1st word) and DS (2nd word)

LEA = Load Effective Address

Opcode m	od reg r/m	= $=$ $=$ $=$
Opcode	Clocks	Operation
8D	2+EA	Reg16 - EA

LOCK = Assert Bus Lock

Opcode

Opcode	Clocks	Operation
F0	2	assert the bus lock next instruction

$LOOP_{XX} = Loop Control$

Opcode	Dis	sp	
Opcode	Clocks	Operation	xx ==
E1	18 or 6	dec CX; loop if equal and CX not 0	LOOPE
E0	19 or 5	dec CX; loop if not equal and CX not 0	LOOPNE
E1	18 or 6	dec CX; loop if zero and CX not 0	LOOPZ
E 0	19 or 5	dec CX; loop if not zero and CX not 0	LOOPNZ
E2	17 or 5	dec CX; loop if CX not 0	LOOP

MOV = Move Data

Memory/Reg to or from Reg

Орс	code m	od reg r/m	
	Opcode	s Clocks	Operation
Byte	88	9+EA	Mem8 → Reg8
	88	2	Reg8 → Reg8
	A8	8+EA	Reg8 → Mem8
Word	89	9+EA	Mem16 ← Reg16
	89	2	Reg16 ← Reg16
	8B	8+EA	Reg16 ← Mem16

Direct-Addressed Memory to or from AX/AL

Оро	ode	Ad	ddrL	Ac	idrH	
	Орсо	de	Clock	ks	Opera	tlon
Byte	A0 A2		10 10			Mem8 →AL
Word	A1 A3		10 10			Mem16 6 + AX


Immed to Reg

Opc	code L	Jata		
	Opcode	Clocks	Operation	
Byte	B0+reg	4	Reg 8 ←Immed8	
Word	B8+reg	4	Reg16 - Immed16	

Immed to Memory/Reg

Opcode mod 00	0 r/m	Data	
Opcode	Clocks	Operation	
C6	. 4	Reg8 Immed8	
C6	10+EA	Mem8 ←Immed8	
C7	4	Reg16 - Immed16	
C7	10÷EA	Mem16 -Immed16	

Memory/Reg to or from SReg



MUL = Unsigned Multiplication

Memory/Reg with AL or AX

Oppode mod 100 r/m

Орс	7000	d 100 1/111			
	Opcode	Clocks	Operation		
Byte	F6 F6	70-77 (76-83)+EA	AX -AL*Reg8 AX -AL*Mem8		
Word	F7 F7	118-133 (124-139)+EA	DX:AX + AX*Reg16 DX:AX + AX*Mem16		

NEG = Negate an Integer

Opcode mod 011 r/m

Memory/Reg

_			
	Opcode	Clocks	Operation
	F6 F7 F6 F7	3 3 16+EA 16+EA	Reg8 +00H - Reg 8 Reg16 +0000H - Reg16 Mem8 +00H - Mem8 Mem16 +0000H - Mem16

NOP = No Operation

Opcode		
Opcode	Clocks	Operation
90	3	no operation

NOT = Form One's Complement

Mem	ory/Reg		
Opcode mod 010 r/m			= $=$ $=$ $=$ $=$
	Opcode	Clocks	Operation
Byte	F6 F6	3 16+EA	Reg8 - 0FFH - Reg8 Mem8 - 0FFH - Mem8
Word	F7 F7	3 16+EA	Reg16 - 0FFFFH - Reg16 Mem16 - 0FFFFH - Mem1

OR = Logical Inclusive OR

Memory/Reg with Reg

	Opcode	Clocks	Operation
Byte	0A	3	Reg8 - Reg8 OR Reg8
	0A 08	9+EA 16+EA	Reg8 - Reg8 OR Mem8 Mem8 - Mem8 OR Reg8
Word	08	3	Reg16 - Reg16 OR Reg 16
	0B	9+EA	Reg16 → Reg16 OR Mem16
	09	16+EA	Mem16 - Mem16 OR Reg16

Immed to AX/AL

11 12

11 2

T 2

Opcode	D	ata	
Орсо	de	Clocks	Operation
0C		4	AL → AL OR Immed8
0D		4	AX + AX OR Immed16

Immed to Memory/Reg

	Opcode	Clocks	Operation
Byte	80 80	4 17+EA	Reg8 → Reg8 OR Immed8 Mem8 → Mem8 OR Immed8
Word	81 81	4 17+FA	Reg16 + Reg16 OR Immed16

OUT = Output Byte, Word

Fixed port

Оре	code	Port	
	Opcode	Clocks	Operation
Byte	E6 E7	10 10	Port8 -AL Port8 -AX

Variable port

Opcode

	Opcode	Clocks	Operation
Word	EE	8	Port16 (in DX) ←AL
	EF	8	Port16 (in DX) ←AX

POP = Pop a Word from the Stack

Word Memory


Opcode	mod 000 r/m		
Орсо	de Clocks	Operation	n
8F	17+E/	Mem16-	~(SP)++

Word Register



Segment Register

Opcode + SReg		
Opcode	Clocks	Operation
07+SReg	8	SReg + (SP)++



POPF = Pop the TOS into the Flags

Opcode	Clocks	Operation	
9D	8	FLAGS +(SP)++	

PUSH = Push a Word onto the Stack

Memory/Reg

Opcode mod	i 10 r/m	
Opcode	Clocks	Operation
FF	16+EA	—(SP) → Mem16

Word Register

Opcode + reg		
Opcode	Clocks	Operation
50+reg	11	-(SP) - Reg16

Segment Register

L	Opcode + SReg		
	Opcode	Clocks	Operation
	06+SReg	10	—(SP) +SReg

PUSHF = Push the Flags to the Stack

Opcode		
Opcode	Clocks	Operation
9C	10	(SP) FLAGS

RCL = Rotate Left Through Carry

Memory or Reg by 1

Opcode mod 010 r/m		010 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	rotate Reg 8 by 1 rotate Mem8 by 1
Word	D1	2 15 + EA	rotate Reg 16 by 1

Memory or Reg by count in CL

Орс	Opcode mod 010 r/m					
	Opcode	Clocks	Operation			
Byte	D2	8+4/bit	rotate Reg8 by CL			
	D2	20+EA+4/bit	rotate Mem8 by CL			
Word	D3	8+4/bit	rotate Reg16 by CL			
	D3	20+EA+4/bit	rotate Mem16 by CL			

RCR = Rotate Right Through Carry

Memory or Reg by 1

Оро	code mod	011 r/m			
	Opcode	Clocks	Operation		
Byte	D0 D0	2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1		
Word	D1 D1	2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1		

Memory or Reg by count in CL

Opcode	Cłocks	Operation
D2 D2	8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL
D3 D3	8+4/bit 20+EA+4/bit	rotate Reg16 by CL rotate Mem16 by CL
	D2 D2 D3	D2 8+4/bit D2 20+EA+4/bit D3 8+4/bit

REPx = Repeat Prefix

Oncode

77.71

Opcode					
Opcode	Clocks	Operation	REPx =		
F3	2	repeat next instruction until	REP		
F3	2	repeat next instruction until CX = 0 or ZF = 1	REPE REPZ		
F2	2	repeat next instruction until CX=0 or ZF=0	REPNE REPNZ		

RET = Return from Subroutine

Opcode		
Opcode	Clocks	Operation
СЗ	8	intra-segment return
СВ	18	inter-segment return

Return and add constant to SP

Opcode	Dat	aL	DataH]
Орсо	de	Clocks	Opera	ation
C2 CA		12 17		segment ret and add segment ret and add

ROL = Rotate Left

Memory or Reg by I

Оро	code mod	010 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1
Word	D1 D1	2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1

Memory or Reg by count in CL

Opcode m		ode mo	d 010 r/m	
		Opcode	Clocks	Operation
1	3yte	D2 D2	8+4/bit 20+Ea+4/bit	rotate Reg8 by CL rotate Mem8 by CL
١	Word	D3 D3	8+4/bit 20+EA+4/bit	rotate Reg16 by CL rotate Mem16 by CL

ROR = Rotate Right

Memory or Reg by 1

Opc	ode mod	011 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

Оро	ode mo	d 011 r/m	
	Opcode	Clocks	Operation
Byte	D2 D2 D3 D3	8+4/bit 20+EA+4/bit 8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL rotate Reg16 by CL rotate Mem16 by CL

SAHF = Store AH in Flags

Opcode		
Opcode	Clocks	Operation
9E	4	copy AH to low byte of flags
SAL/SHL =	Arithmet	ic/Logical Left Shift
		3

Memory or Reg by I

T	Opc	code mod	100 r/m	
20		Opcode	Clocks	Operation
<u> </u>	Byte	D0 D0	2 15÷EA	shift Reg8 by 1 shift Mem8 by 1
	Word	D1 D1	2 15+EA	shift Reg16 by 1 shift Mem16 by 1

Memory or Reg by count in CL

Орс	ode mo	d 100 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

SAR = Arithmetic Right Shift

Memory or Reg by !

Орс	code mod		
	Opcode	Clocks	Operation
Byte	D0	2 15+EA	shift Reg8 by 1 shift Mem8 by 1
Word	D1 D1	2 15+EA	shift Reg16 by 1 shift Mem16 by 1

Memory or Reg by count in CL

Орс	ode mo	d 111 r/m	$\bot \bot \bot J$
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+EA+4/bit	shift Mem8 by CL
Word	D3	8÷4/bit	shift Reg16 by CL
	D3	20+EA÷4/bit	shift Mem16 by CL



SBB = Integer Subtraction with Borrow

Memory/Reg with Reg

Ope	ode mod	reg r/m	
	Opcode	Clocks	Operation
Byte	1A 1A 18	3 9+EA 16+EA	Reg8 → Reg8 - Reg8 - CF Reg8 → Reg8 - Mem8 - CF Mem8 → Mem8 - Reg8 - CF
Word	1B 1B 19	3 9+EA 16+EA	Reg16 → Reg16 - Reg16 - CF Reg16 → Reg16 - Mem16 - CF Mem16 → Mem16 - Reg16 - CF

Immed from AX/AL

Opcode	Data	
Орсо	de Ciocks	Operation
1C 1D	4 4	AL -AL - Immed8 - CF AX -AX - immed16 - CF

Immed from Memory/Reg

Opcode mod 0	11 r/m	Data
Opcode	Cłocks	Operation
80 80 81 81	4 17+EA 4 17+EA	Reg8 → Reg8 - Immed8 - CF Mem8 → Mem8 - Immed8 - CF Reg16 → Reg16 - Immed16 - CF Mem16 → Mem16 - Immed16 - CF
83 83	17÷EA	Reg16 → Reg16 - Immed8 - CF Mem16 → Mem16 - Immed8 - CF (Immed8 is sign-extended before subtract)

SHR = Logical Right Shift

Memory or Reg by 1

Оро	ode mod	101 r/m		
	Opcode	Clocks	Operation	
Byte	D0	2	shift Reg8 by 1	
	D0	15+EA	shift Mem8 by 1	
Word	D1	2	shift Reg16 by 1	
	D1	15+EA	shift Mem16 by 1	

Memory or Reg by count in CL

Opcode		mod	i 101 r/m	
	Оре	ode	Clocks	Operation
Byl)2)2	8+4/bit 20+Ea+4/bi	shift Reg8 by CL it shift Mem8 by CL
Wo)3)3	8+4/bit 20+EA+4/bi	shift Reg16 by CL it shift Mem16 by CL


STC = Set Carry Flag

Opcode

Opcode	Clocks	Operation
F9	2	set the carry flag

STD = Set Direction Flags





STI = Set Interrupt Enable Flag

Opcode		
Opcode	Clocks	Operation
FB	2	set interrupt flag

String = String Operations

oumg	Othi	ig operations	
Opcode			
Opcode	Clocks	Operation	String -
A6	22	flags - (SI) - (DI)	CMPS
A7	22	flags - (SI) - (DI)	CMPS
A4	18	(DI) - (SI)	MOVS
A5	18	(DI) →(SI)	MOVS
AE	15	flags -(DI) - AL	SCAS
AF	15	flags → (DI) - AX	SCAS
AC	12	AL +(Si)	LODS
AD	12	AX (SI)	LODS
AA	11	(DI) +AL	STOS
AB	11	(DI) +AX	STOS

SUB = Integer Subtraction

Memory/Reg with Reg

Оро	code mod	reg r/m	
	Opcode	Clocks	Operation
Byle	2A	3	Reg8 Reg8 - Reg8
	2A	9+EA	Reg8 - Mem8
	28	16+EA	Mem8 Mem8 - Reg8
Word	2B	3	Reg16 Reg16 - Reg16
	2B	9÷EA	Reg16 - Mem16
	29	16+EA	Mem16 - Reg16

Immed to AX/AL

	Opcode	Clocks	Operation		
Byte	2C	4	AL -AL - Immed8		
Word	2D	4	AX -AX - Immed16		

Immed to Memory/Reg

Opco	ode mod 10	1 r/m	Data		
	Opcode	Clocks	Operation		
Byte	80	4	Reg8 → Reg8 - Immed8		
	80	17+EA	Mem8 → Mem8 - Immed8		
Word	81	4	Reg16 →Reg16 - Immed16		
	81	17+EA	Mem16 →Mem16 - Immed16		
	83	4	Reg16 →Reg16 - Immed8		
	83	17+EA	Mem16 → Mem16 - Immed8		

TEST = Logical Compare

mod reg r/m

Memory/Reg with Reg

Opcode

	Opcode	Clocks	Operation
Byte	84 84	3 9+EA	flags → Reg8 AND Reg8 flags → Reg8 AND Mem8
Word	85 85	3 9+EA	flags - Reg16 AND Reg16


Immed to AX/AL

Opc	code	Data	
	Opcode	Clocks	Operation
Byte	A8	4	flags -AL AND immed8
Word	A9	4	flags → AX AND Immed16

Immed to Memory/Reg

Орсс	ode mod 00	0 r/m	Data		
	Opcode	Clocks	Operation		
Byte	F6 F6	5 11+EA	flags -Reg8 AND immed8 flags -Mem8 AND immed8		
Word	F7 F7	5 11÷EA	flags - Reg16 AND Immed16 flags - Mem16 AND Immed16		

WAIT = Wait While TEST Pin Not Asserted



XCHG = Exchange Memory/Register with Register

Memory/Reg with Reg

Opc	code mod	reg r/m	
	Opcode	Clocks	Operation
Byte	86	4	Reg8 Reg8
	86	17+EA	Mem8 Mem8
Word	87	4	Reg16 + Reg16
	87	17+EA	Mem16 + Mem16

Word Register with AX

Opcode + Reg Opcode Clocks Operation 90+Reg 3 AX --- Reg16

XLAT XLATB = Table Look-up Translation

Opcod	<u> </u>			
o	pcode	Clocks	Operation	
	D7	11	replace AL	with table entry

XOR = Logical Exclusive OR

Memory/Reg with Reg

Or	code mod	reg r/m		
73	Opcode	Clocks	Operation	
Byte	32 32 30	3 9+EA 16+EA	Reg8 - Reg8 XOR Reg8 Reg8 - Reg8 XOR Mem8 Mem8 - Mem8 XOR Reg8	
Word	33 33 31	3 9+EA 16+EA	Reg16 - Reg16 XOR Reg16 Reg16 - Reg16 XOR Mem16 Mem16 - Mem16 XOR Reg16	

Immed to AX/AL

Opcode	Data	
Орсс	ode Clocks	Operation
34	4	AL -AL XOR Immed8
35	i 4	AX -AX XOR Immed16

Opco	de mod 11	0 r/m	Data
	Opcode	Clocks	Operation
Byte	80	4	Reg8 - Reg8 XOR Immed8
	80	17+EA	Mem8 - Mem8 XOR Immed8
Word	81	4	Reg16 - Reg16 XOR Immed16
	81	17+EA	Mem16 - Mem16 XOR Immed1

186 INSTRUCTIONS

Notes for iAPX 186 Instructions

These instructions can be used only if the MOD186 control is specified. When MOD186 is specified, clocks for all instructions are as stated under "Clocks for MOD186 Operation."

BOUND = Check Array Against Bounds

Opcode	ModRM	_	_	
		_	 _	

Opcode Operation

62 If Reg16<Mem16 at EA, or Reg16>Mem16 at EA+2 then INTERRUPT 5

ENTER = High Level Procedure Entry

Opcode	DataL	DataH	Level

Opcode Operation

C8 build new stack frame

IMUL = Signed Multiplication

Mem/Reg* Immediate to Reg

Opcode	ModRM	_	T	-	Data	_	\neg
		_	_	_			-

Opcode Operation

6B	Reg 16 - Reg 16 * Immed 8
6B	Reg 16 - Reg 16 * Immed 8
6B	Reg 16 - Mem 16 * Immed 8
69	Reg 16 - Reg 16 ' Immed 16
69	Reg 16 - Reg 16 * Immed 16
69	Reg 16 - Mem 16 * Immed 16





Opcode Operation

C9 release current stack frame and return to prior frame.

POPA = Pop All Registers



Opcode Operation

61 restore registers from stack

PUSH = Push a Word onto the Stack

Word Immediate

Opcode	Data	\Box

Opcode Operation

6A —(SP) →Immed8 (sign extended) 68 —(SP) →Immed16

PUSHA = Push All Registers



Opcode Operation

60 save registers on the stack



RCL = Rotate Left Through Carry

Mem or Reg by Immed8

Opcode ModRM* count

*--(Reg field = 011)

Opcode Operation

C0 rotate Reg8 by Immed8
C0 rotate Mem8 by Immed8
C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

RCR = Rotate Right Through Carry

Mem or Reg by Immed8

Opcode ModRM* count

'--(Reg field = 011)

Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8

ROL = Rotate Left

Mem or Reg by Immed8

Opcode ModRM count

*--(Reg field - 000)

Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8

ROR = Rotate Right

Mem or Reg by Immed8

Opcode ModRM* count

. .

Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8

"--(Reg field = 001)

SAL/SHL = Arithmetic/Logical Left Shift

Mem or Reg by immediate count

Opcode ModRM* count

*—(Reg field = 100)

Opcode Operation

co rotate Reg8 by Immed8
co rotate Mem8 by Immed8
co rotate Reg16 by Immed8
co rotate Mem16 by Immed8

SAR = Arithmetic Right Shift

Mem or Reg by Immed8

Opcode ModRM* count

*--(Rec field = 111)

Opcode Operation

C0 rotate Reg8 by Immed8
C0 rotate Mem8 by Immed8
C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

SHR = Logical Right Shift

Mem or Reg by Immed8

Opcode	ModRM*	_	\Box	_	coun	t

*-- (Reg field = 101)

Opcode Operation

C0	rotate Reg8 by Immed8
C0	rotate Mem8 by Immed8
C1	rotate Reg16 by Immed8
C1	rotate Mem16 by Immed8

String = String Operations (INS/OUTS)

Opcode

Opcode	Clocks	Operation
6E 6F	INS INS	(DI) + port(DX) (DI) + port(DX:DX+1)
6C	OUTS	port(DX) +(SI)
6D	OUTS	$port(DX:DX+1) \rightarrow (SI)$

8087 INSTRUCTIONS

Notes for 8087 Instructions

The individual instruction descriptions are shown by a format box such as the following:

WAIT	op1	m/op/r/m	addr1	addr2

These are the byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- WAIT is an 8086 wait instruction, NOP or emulator instruction.
- opl is the opcode, possibly taking two bytes.
- m/op/r/m byte (middle 3-bits is part of the opcode).
 - addr1 and addr2 are offsets of either 8 or 16 bits.

For integer functions, $\mathbf{m}=\mathbf{0}$ for short-integer memory operand; 1 for word-integer memory operand.

For real functions, m = 0 for short-real memory operand; 1 for longreal memory operand.

I = stack element index.

If mod = 00 then DISP = 0, disp-lo and disp-hi are absent.

If mod = 01 then DISP = disp-lo sign-extended to 16 bits, disp-hi is absent.

If mod = 10 then DISP = disp-hi; disp-lo.
If mod = 11 then r/m is treated as an ST(i) field.

if r/m = 000 then EA = (BX)+(SI)+DISP

if r/m = 001 then EA = (BX)+(DI)+DISP tf r/m = 010 then EA = (BP)+(SI)+DISP

If r/m = 011 then EA = (BP)+(DI)+DISP

If r/m = 100 then EA = (SI) + DISP

If r/m = 101 then EA = (DI)+DISP If r/m = 110 then EA (BP)+DISP*

if r/m = 111 then EA = (BX)+DISP

Except if mod = 000 and r/m = 110 then EA = disp-hi;
disp-lo.

ST(0) = Current stack top

ST(i) = in register below stack top d = Destination

0 — Destination is ST(0) 1 — Destination is ST(i) P = Pop

0 — No pop 1 — Pop ST(0)

1 --- Pop ST(0) R = Reverse

Destination (op) source
 Source (op) destination

41

For FSQRT:

 $-0 \leq ST(0) \leq +\infty$

For FSCALE:

-2"≤ST(1)<+2" and ST(1) integer

For F2XM1: For FYL2X:

0≤ST(0)≤2 1 0≤ST(0)<∞

For FYL2XP1:

 $-\infty < ST(1) < +\infty$

0< ST(0) <(2-\/2)/2

For FPTAN:

 $-\infty \leq ST(1) < \infty$ 0<ST(0)<x/4

8087

9B D9 F0

For FPATAN: $0 \leq ST(0) \leq ST(1) \leq +\infty$

F2XMI = Compute 2x - 1

WAIT	op1	op2

Emulator Encoding

Encoding

Typical Range

500

Execution

Clocks

ST + 257-1

Operation

CD 19 F0 310-630

FABS = Absolute Value op2 WAIT op1

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E1	CD 19 E1	14	st≁lstl

10-17

FADD = Add Real

Stack top + Stack element

WAIT	op1	op2 + I

Clocks 8087 Emulator Typical Encodina Encoding Range

9B D8 C0+i CD 18 C0+i

Operation 85 ST +ST + ST(i) 70-100

Execution

85

70-100

9B DC C0+i CD 1C C0+i

ST(i) + ST + ST(i)

Operation

Stack top + memory operand

WAIT	op1	mod 000 r/m	addr1	\perp	addr	
		Evecution				

Clocks 8087 **Emulator** Typical Encoding Encoding Range 9B D8 m0rm CD 18 m0rm


105+EA ST +ST + mem-op (90-120) + EA (short-real) ST +ST + mem-op

9B DC m0rm CD 1C m0rm

110+EA (95-125) ÷ EA (long-real)

FADDP = Add Real and Pop

Stack top + Stack Element



Emulator

Encoding Encoding CD 1E C1 9B DE C1

8087

Range 90 75-105

ST(1) +ST + ST(1) pop stack

Operation

9B DE C0+1 CD 1E C0+i

90 75-105


Typical

ST(i) +ST + ST(i) pop stack





FBLD = Packed Decimal (BCD) Load




Clocks

8087 **Emulator** Encoding Encoding Typical Range Operation

9B DF m4rm CD 1F m4rm

300 + EA push stack (290-310)+EA ST → mem-op

FBSTP = Packed Decimal (BCD) Store and Pop



Execution Ciocks Typical

8087 Emulator Encoding Encoding

Operation

Range 9B DF m6rm CD 1F m6rm 530 + EA (520-540) + EA

mem-op +ST pop stack

FCHS = Change Sign

WAIT

WAVII	ob1	op2
		Execution Clocks
8087 Encoding	Emulator Encoding	Typical Range
9B D9 E0	CD 19 E0	15 10-17

ST +-ST

Operation

FCLEX = Clear Exceptions **FNCLEX**

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DB E2	CD 1B E2	5 2-8	clear 8087 exceptions
90 DB E2	CD 1B E2	5 2-8	clear 8087 exceptions (no wait)

FCOM = Compare Real

op1

9B D8 D0+i CD 18 D0+i

WAIT

Compare Stack top and Stack element

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 D1	CD 18 D1	45 40-50	ST ST(1)

op2 + 1

45 40-50 ST --- ST(i)

Compare Stock top and memory operands

WAIT	op1	mod 010 r/m	addr1 addr
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m2rm	CD 18 m2rm	65+EA (60-70)+EA	ST memop (short-real)
3B DC m2rm	CD 1C m2rm	70+EA (65-75)+EA	ST — memop (long-real)

FCOMP = Compare Real and Pop

Compare Stack top and Stack element and pop

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 D9	CD 18 D9	47 42-52	ST — ST(1) pop stack
9B D8 D8+i	CD 18 D8+i	47 42-52	ST — ST(i) pop stack

Compare Stack top and memory operand and pop

WAIT	op1	mod 011 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m3rm	CD 18 m3rm	68+EA (63-73)+EA	ST — mem-op pop stack (short-real)
9B DC m3rm	CD 1C m3rm	72+EA (67-77)+EA	ST — mem-op pop stack (long-real)

FCOMPP = Compare Real and Pop Twice

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DE D9	CD 1E D9	50 45-55	ST — ST(1) pop stack pop stack


	op2	op1	WAIT
	Execution Clocks		
Operation	Typicai Range	Emulator Encoding	8087 Encoding
stack pointer + stack pointer 1	9 6-12	CD 19 F6	9B D9 F6
		Disable In	FDISI FNDISI
	op2	Disable In	
			FNDISI
Operation	op2		FNDISI
Operation Set 8087 interrup mask	op2 Execution Clocks Typical	op1	WAIT 8087

WAIT

op1

FDIV = Divide Real

Stack top and Stack element



		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 F0+i	CD 18 F0+i	198 193-203	ST +ST/ST(i)
9B DC F8+1	CD 1C F8+I	198 193-203	ST(i) + ST(i)/ST

Execution

Stack top and memory operand 001

WAIT	op1	mod 110 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m6rm	CD 18 m6rm	220 + EA (215-225) + EA	ST +ST/mem-op (short-real)
9B DC m6rm	CD 1C m6rm	225 + EA (220-230) + EA	ST + ST/mem-op (long-real)

FDIVP = Divide Real and Pop

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F9	CD 1E F9	202 197-207	ST(1) -ST(1)/ST pop stack
9B DE F8+i	CD 1E F8+i	202 197-207	ST(i) -ST(i)/ST pop stack

op2 + i

FDIVR = Divide Real Reversed

Stack top and Stack element

WAIT	op1	op2 + i

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 F8+I	CD 18 F8+i	199 194-204	ST -ST(i)/ST
9B DC F0+i	CD 1C F0+1	199 194-204	ST(i) +ST/ST(i)


Stack top and memory operand

		,	
WAIT	op1	mod 111 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m7rm	CD 18 m7rm	221+EA (216-226)+EA	ST - mem-op/ST (short-real)
9B DC m7rm	CD 1C m7rm	226 + EA (221-231) + EA	ST →mem-op/ST (long-real)

FDIVRP = Divide Real Reversed and Pop

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F1	CD 1E F1	203 198-208	ST(1) -ST/ST(1) pop stack
9B DE F0+i	CD 1E F0+i	203 198-208	ST(i) +ST/ST(i)

FENI = Enable Interrupts



5

2-8

clear 8087 interrupt

mask (no wait)

FFREE = Free Register

CD 1B E0

90 DB E0

WAIT	op1	op2 + 1	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DD C0+i	CD 1D C0+i	11 9-16	TAG(i) masked empty

FIADD = Integer Add

WAIT	op1	mod 000 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m0rm	CD 1A m0rm	125+EA (108-143)+EA	ST +ST + mem-op (short integer)
9B DE m0rm	CD 1E m0rm	120+EA (102-137)+EA	ST -ST + mem-op (word integer)

FICOM = Integer Compare

WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m2rm	CD 1A m2rn	85+EA (78-91)+EA	ST — mem-op (short integer)
t9B DE m2rm	CD 1E m2rn	1 80+EA (72-86)+EA	ST — mem-op (word integer)

FICOMP = Integer Compare and Pop


WAIT	op1 n	nod 011 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m3rm	CD 1A m3rm	87 + EA (80-93) + EA	ST — mem-op pop stack (short integer)
9B DE m3rm	CD 1E m3rm	82+EA (74-88)+EA	ST — mem-op pop stack (word integer)

FIDIV = Integer Divide

WAIT	op1	mod 110 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m6rm	CD 1A m6rm	236+EA (230-243)+EA	ST +ST/mem-op (short integer)
9B DE m6rm	CD 1E m6rm	230 + EA (224-238) + EA	ST -ST/mem-op (word integer)




FIDIVR = Integer Divide Reversed



(word integer)

FILD = Integer Load



FIMUL = Integer Multiply

WAIT	op1	mod001 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DA m1rm	CD 1A m1rm	136 + EA (130-144)+EA	ST + ST * mem-op (short integer)
9B DE m1rm	CD 1E m1m	130 + EA (124-138)+EA	ST +ST * mem-op (word integer)

FINCSTP = Increment Stack Pointer

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F7	CD 19 F7	9 6-12	stack pointer + 1

FINIT Initialize Processor **FNINIT**


001

WAIT

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DB E3	CD 18 E3	5 2-8	initialize 8087
90 DB E3	CD 1B E3	5 2-8	initialize 8087 (no wait)


op2

FIST = Integer Store



FISTP = Integer Store and Pop

Short Integer or Word Integer



9B DB m3rm CD 1B m3rm 9(84-

001

90+EA mem-op +ST (84-94)+EA pop stack (short integer)

addr1

addr2

Long Integer

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DF m7rm	CD 1F m7rm	100+EA (94-105)+EA	mem-op ST pop stack (long integer)

mod 111


FISUB = Integer Subtract

WAIT	op1	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DA m4rm	CD 1A m4rm	125+EA (108-143)+EA	ST = ST — mem-op (short integer)
9B DE m4rm	CD 1E m4rm	120+EA (102-137)+EA	ST = ST — mem-op (word integer)

FISUBR = Integer Subtract Reversed							
WAIT	op1	mod 101 r/m	addr1	addr2			
		Execution Clocks					
8087 Encoding	Emulator Encoding	Typical Range	Ор	eration			
9B DA m5rm	CD 1A m5rm	125 + EA (109-144) + EA		m-op ST rt integer)			
9B DE m5rm	CD 1E m5rm	120+EA (103-139)+EA		m-op — ST d integer)			

FLD = Load Real

Stack element to Stack top



8087 Emulator Encoding Encoding Execution Clocks Typical Range

Operation

9B D9 C0+i CD 19 C0+i

20 17-22 T, →ST(i)

push stack
ST → T.

Memory operand to Stack top Short Integer or Long Integer

WAIT op1 mod 000 r/m addr1 addr2

Execution

Clocks
Emulator Typical
Encoding Range

Operation

9B D9 m0rm CD 19 m0rm
9B DD m0rm CD 1D m0rm

43+EA push stack (38-56)+EA ST→ mem-op (short integer)

46+EA push stack (40-60)+EA ST → mem-op (long integer)

Temp Real

8087

Encoding

8087

Encoding

WAIT op1 mod 101 addr1 addr2

Execution Clocks

Typical Range

Operation

9B DB m5rm CD 1B m5rm

Emulator

Encoding

57+EA (53-65)÷EA

push stack

ST -mem-op (temp real)

FLD1 = Load + 1.0

9B 09 E8

WAIT op1 op2

Execution Clocks

8087 Emulator Typical Encoding Encoding Range Operation

FLDCW = Load Control Word

CD 19 E8

	WAIT	op1	mod 101 r/m	addr1	addr2
			Execution Clocks		
	8087 Encoding	Emulator Encoding	Typical Range	c	peration
9	B D9 m5rm	CD 19 m5rm	10 + EA (7-14) + EA		sor control mem-op

18

15-21

oush stack

ST -1.0

FLDENV = Load Environment

WAIT	op1	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m4rm	CD 19 m4rm	40+EA (35-45)+EA	8087 environment

FLDL2E = Load Log₂e

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EA	CD 19 EA	18 15-21	push stack ST ← log.e



$FLDL2T = Load Log_210$

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E9	CD 19 E9	19 16-22	push stack ST + log,10

FLDLG2 = Load Log₁₀2

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EC	CD 19 EC	21 18-24	push stack ST ←log,₀2

FLDPI = Load π

op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EB	CD 19 EB	19 16-22	push stack ST ★#

op2

FLDZ = Load + 0.0

WAIT Op1

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EE	CD 19 EE	14 11-17	push stack ST +0.0

op2

FMUL = Multiply Real

WAIT

Stack top and Stack element op1

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 C8+i	CD 18 C8+i	138 130-145	ST ST * ST(i)
9B DC C8+I	CD 1C C8+i	138 130-145	ST(i) -ST(i) - ST
Stack top a	and memor	y operand	
Stack top		ry operand	addr1 addr2
			addr1 addr2
		mod 001 r/m	addr1 addr2

op2 + I

9B D8 m1rm	CD 18 m1rm	118+EA (110-125)+EA	(short real)
9B DC m1rm	CD 1C m1rm	161 + EA (154-168) + EA	ST +ST * mem-op (long real)
FMULP =	= Multiply	Real and P	ор
WAIT	op1	op2 + I	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE C9 +	CD 1E C9+i	142 134-148	ST(i) +ST(i) *ST pop stack

FNOP = No Operation

9B D9 D0

WAIT

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation

13 10-16

ST +ST

FPATAN = Partial Arctangent

CD 19 D0

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F3	CD 19 F3	650 250-800	T, → arctan (ST(1)/ST) pop stack ST → T,

op2

FPREM = Partial Remainder op1

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F8	CD 19 F8	125 15-190	ST +REPEAT (ST - ST(1))

FPTAN = Partial Tangent

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F2	CD 19 F2	450 30-540	Y/X +TAN (ST) ST +Y push stack ST + X

FRNDINT = Round to Integer

op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 FC	CD 19 FC	45 16-50	ST nearest Integer (ST)

op2


FRSTOR = Restore Saved State

WAIT	op1	mod 100 r/m	addr1	addr2
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range		Operation
9B DD m4rm	CD 1D m4rm	202+EA (197-207)+EA	8087	state - mem-op


FSAVE = Save State **FNSAVE**


WAIT	op1 r	mod 110 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DD m6rm	CD 1D m6rm	202+EA (197-207)+EA	mem-op → 8087 state
10 DD m6rm	CD 1D m6rm	202+EA (197-207)+EA	mem-op ←8087 state (no wait)

FSCALE = Scale



FSQRT = Square Root





FST = Store Real

Stack top to Stack element

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DD D0+1	CD 1D D0+I	18 15-22	ST(i) +ST

Stack top to memory operand op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m2rm	CD 19 m2rm	87 ÷ EA (84-90) + EA	mem-op +ST (short-real)
9B D0 m2rm	CD 1D m2rm	100+EA (96-104)+EA	mem-op → ST (long-real)

mod 010 r/m

addr1

addr2

FSTCW = Store Control Word **FNSTCW**

WAIT	op1	mod 111 r/m	addr1 addi
		Execution Clocks	
8087	Emulator	Typical	
Encoding	Encoding	Range	Operation

15+EA

(12-18) + EA

15+EA

(12-18) + EA

mem-op -- processor

mem-op -- processor

control word

control word (no wait)

$\begin{array}{l} {\rm FSTENV} \\ {\rm FNSTENV} \end{array} = {\rm Store} \ {\rm Environment} \end{array}$

WAIT	op1	mod 110 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m6rm	CD 19 m6rm	45+EA (40-50)+EA	mem-op → 8087 environment
90 D9 r6rm	CD 19 m6rm	45 + EA (40-50) + FA	mem-op + 8087

(no wait)

FSTP = Store Real and Pop

Stack top to Stack element

WAIT	op1	op2 + i	
8087	Emulator	Execution Clocks	
Encoding	Encoding	Typical Range	Operation
9B DD D8+i	CD 1D D8+i	20 17-24	ST(i) +ST pop stack

Stack top to memory operand

7	WAIT	op1	mod 011 r/m	addr1	addr2

Execution

Long Real or Short Real

		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 m3rm	CD 19 m3rm	89+EA (86-92)+EA	mem-op →ST pop stack (short-real)
9B D8 m3rm	CD 1B m3rm	102+EA (98-106)+EA	mem-op ST pop stack (long-real)

Temp Real

WAIT	op1	mod 111 r/m	disp-lo	disp-hi
		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Op	eration
9B DD m7rm	CO 1D m7rm	55+EA (52-58)+EA		ST stack p-real)

= Store Status Word

WAIT	op1	mod 111 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD m7rm	CD 1D m7rm	15+EA (12-18)+EA	mem-op ← 8087 status word
90 DD m7rm	CD 1D m7rm	15+EA (12-18)+EA	mem-op 8087 status word (no wait)

FSUB = Subtract Real

Stack top and Stack element

WAIT	op1	op2 + I	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 E0+i	CD 18 E0+i	85 70-100	ST+ST - ST(i)
9B DC E8+i	CD 1C E8+I	85 70-100	ST(i) +ST(i) - ST

Stack top and memory operand


WAIT	opi [100 1711	addiraddir
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m4rm	CD 18 m4rm	105+EA (90-120)+EA	ST - ST - mem-op (short-real)
9B DC m4rm	CD 1C m4rm	110+EA (95-125)+EA	ST ST mem-op (long-real)

FSUBP = Subtract Real and Pop

		THOUS GIVE	, op
WAIT	opi	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE E9	CD 1E E9	90 75-105	ST(1) -ST(1) -ST
9B DE E8+i	CD 1E E8+i	90 75-105	ST(i) +ST(i) - ST

FSUBR = Subtract Real Reversed

Stack top and Stack element



9B D8 E8+i	CD D8 E8+	1 87 70-100	ST ST(i) ST
9B DC E0+I	CD 1C E0+	i 87 70-100	ST(i) -ST - ST(i)
Stack top	and memor	ry operand	
WAIT	op1	mod 101 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m5rm	CD 18 m5rm	105+EA (90-120)+EA	ST - mem-op - ST (short-real)
98 DC m5rm	CD 1C m5rm	110+EA (95-125)+EA	ST -mem-op - ST (long-real)
		(00 120) 1 21	(long roul)

FSUBRP = Subtract Real Reversed and Pop

WAIT	op1	op2 + i


WAIT 001 002

8087 Encoding	Emulator Encoding	Execution Clocks Typical Range	Operation
9B DE E1	CD 1E E1	90 75-105	ST(1) ST ST(1) pop stack
9B DE E0+1	CD 1E E0+i	90 75-105	ST(i) +ST — ST(i) pop stack

FTST = Test Stack Top Against + 0.0

11700	Op t	Ope	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E4	CD 19 E4	42 38-48	ST +ST - 0.0

FWAIT = (CPU) Wait While 8087 Is Busy



FXAM = Examine Stack Top

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 D9 E5	CD 19 E5	17	set condition code

FXCH = Exchange Registers

WAIT	op1	op2 + 1	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 C8	CD 19 C8	12 10-15	T, +ST(1) ST(1)+ST ST+T,
9B D9 C8+i	CD 19 C8+I	12 10-15	T, →ST(i) ST(i) →ST ST → T,

FXTRACT = Extract Exponent and Significand

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F4	CD 19 F4	50 27-55	T₁ ←exponent (ST) T₂ ← significand (ST) ST ← T₁ push stack ST ← T₂

FYL2X = Compute Y Log₂ X

WAIT	op1	op2

			Exe Cl	cut ock	١
			_		

087	Emulator
oding	Encoding
_	

Typical Range

Operation

8 End 9B D9 F1 CD 19 F1

950 900-1100 T. - ST(1) * log. (ST) pop stack ST +T.

$FYL2XP1 = Compute Y * Log_2 (X+1)$

		Execution Clocks
8087	Emulator	Typical

op1

Emulator 8087 Encoding Encodina CD 19 F9

WAIT

9B D9 F9

Range 850

op2

T. -- ST + 1 T, --ST(1) * log, T, 700-1000 pop stack

ST -T.

Operation

Assembler Controls Summary

Default control shown in italics

PRIMARY CONTROLS Control Effect

DATE(d)

System Date

language.

DEBUGINODEBUG DB/NODB

DEBUG outs local symbols information into object file for debugging. NODEBUG

symbols information. ERRORPRINT/NOERRORPRINT EP/NOEP

ERRORPRINT creates a file containing a listing of source line NOERRORPRINT errors. suppresses creation of that file.

suppresses loading of local

MACRO/NOMACRO MRINOMR

MACRO specifies that macro processor language will be recognized in source files. NOMACRO specifies nonrecognition of macros. They are scanned as is normal assembly

MOD186/8086 mode М1

186 instruction set be recognized. The default is 8086 instructions only. OBJECT specifies the creation of tan object module in the file

specified, NOOBJECT specifies

MOD186 specifies that the IAPX

OBJECT/NOOBJECT LOONLO

that an object module is not to be created. Specifies number (n) of printed lines per page in print file.

PAGEWIDTH (n) PW (n)

PAGELENGTH(n)

PL(n)

Default is 60 lines per page. Specifies the number (n) of characters, or columns, per line in the print and the errorprint

files. Minimum is 60, maximum is 255. Default is 120.

Minimum pagelength is 20.

PAGINGINOPAGING PIINOPI

PAGING specifies that print file is to be formatted into pages with header at top of each page.

NOPAGING specifies no formatting Into pages.

PRINT/NOPRINT PR/NOPR

PRINT specifies that a source listing will be created during assembly. If no filename is specified, the source listing is written to the source file with the extension .LST appended. NOPRINT specifies that no source listing will be created.

SYMBOLS/NOSYMBOLS SB/NOSB

SYMBOLS specifies that a symbol listing table will be appended to the source listing in print file, NOSYMBOLS suppresses symbol table listing.

TYPE/NOTYPE TYINOTY

TYPE specifies that type information be put into the object module. NOTYPE specifies that no type information be put into the object module.

WORKFILES WF

WORKFILES specifies the devices or directories used for storage of assembler-created temporary workfiles. XREF specifies that a symbol

XREF/NOXREF XR/NOXR

table, including line numbers, be appended to the source listing in print file. NOXREF specifies that no cross-reference line numbers are to be included.

GENERAL CONTROLS

EJECT ΕJ

Next line of source listing to be placed on new page.

GEN/GENONLY/NOGEN GE/GO/NOGE

Specify mode of listing assembler source text, macro calls and macro text in print file. GEN produces a listing that includes all source text, macro calls and expansion of each macro. GENONLY produces a listing that includes only source file non-macro text, and final result text for each macro called. NOGEN produces a listing that includes only the source file text.

INCLUDE

Causes subsequent source lines to be input from specified file.



source program in print file is to resume with next source line read. NOLIST specifies that listing of source program in print file, beginning with next source line, is to be suppressed.

LIST specifies that listing of

SAVE/RESTORE SA/RS

SAVE specifies that current setting of general controls be saved on a stack. RESTORE specifies that general controls be set to values stored on stack.

TITLE TT

Specifies the character string to appear on page header. Default title is module name specified in assembler NAME directive.

ASM86 Invocation

Under Series-III

- [:dev:]RUN[:dev:]ASM86 -

- [:dev:..filename [controls] < c r > You may also use RUN alone, and then enter

ASM86 without the RUN CUSP as often as you wish:

- [:dev:]RUNcor> SERIES-III RUN 8086. Vx.v

At the right angle-bracket prompt, you may enter:

> [:dev:] A S M 8 6 [:dev:] yourprogram [controls] < c r >

Linking ASM86 programs to 8087, LIB, E8087, E8087.LIB:

>[:dev:]LINK86[:dev:]proq.obj,[:dev:] = - E8087, [:dev:]E8087.LIB[TC -

- [:dev: 1 prog.L N K]

72

This command links your program, prog.obj, to the 8087 emulator, E8087, and its associated interface library, E8087.LIB. Use this command if your system does not contain an 8087 Numeric Data Processor.

If you have an 8087 NDP, use this command:

This links the 8087 interface to your program.

Under Series IV

Under iRMX™ 86

- [directory] A S M 8 6 sourcepath [controls]

Assembler Directives

Symbol Definition:

EQU LABEL PURGE

Memory Reservation and Data Definition:

DB DW DD DQ DT RECORD Location Counter and Segmentation Control:

SEGMENT/ENDS ORG GROUP ASSUME PROC/ENDP CODEMACRO/ENDM

Program Linkage:

NAME PUBLIC EXTRN END

Processor Reset Register Initialization

Flags = 0000H (to disable interrupts and single-stepping)

CS = FFFFH 1P = 0000H (to begin execution at FFFF0H)

DS = 0000H SS = 0000HES = 0000H

No other registers are acted upon during reset.

MCS®-86 Reserved Locations

Reserved Memory Locations

Intel Corporation reserves the use of memory location FFFF0H through FFFFFH (with the exception of FFFF0H - FFFF5H for JMP instr.) for Intel hardware and software products. If you use these locations for some other purpose, you may preclude compatibility of your system with certain of these products.

Reserved Input/Output Locations

Intel Corporation reserves the use of input/output locations F8H through FFH for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.


Reserved Interrupt Locations

Intel Corporation reserves the use of interrupts 0-31 (locations 00H through 7FH) for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.

Interrupts 0 through 4 (00H-13H) currently have dedicated hardware functions as defined below.

Interrupt	Location	Function
0	00H-03H	Divide by zero
1	04H-07H	Single step
2	08H-0BH	Non-maskable interrupt
3	OCH-0FH	One-byte interrupt instruction
4	10H-13H	Interrupt on overflow

Interrupt Pointer Table



iAPX 86/88/186 Instruction Set Matrix

Hi	Lo							
	0	1	2	3	4	5	6	. 7
0	D Lr/m	ADD w Lr/m	AOD	ADD	ADD	ADD	PUSH	POP ES
1	ADC	ADC	b.t r/m ADC	W.U.T/m	D (a	W 18	ES PUSH	POP
•	birim	w l.r/m	btrim	w tr/m	B I	W I	SS	SS
2	AND b.f.r/m	AND w1//m	AND b t rim	AND w.t r/m	AND b.i	AND W.I	SEG ES	DAA
3	XOR bfr/m	XOR w f r/m	XQR b t r/m	XOR wtr/m	XOR bi	XOR w i	SEG SS	AAA
4	INC AX	INC CX	INC DX	INC BX	INC SP	INC BP	INC SI	INC D)
5	PUSH AX	PUSH CX	PUSH	PUSH BX	PUSH SP	PUSH BP	PUSH SI	PUSH DI
6	PUSHA	POPA	dAUO6-					
7	JO	JNO	JBI	JNB/ JAE	JE! JZ	JNE	JBE/	JNBE!
8	Immed b r/m	Immed w.r/m	immed b r/m	Immed 15 f/m	TEST br/m	TEST w.r/m	XCHG b r/m	XCHG w r/m
9	NOP	XCHG CX	XCHG DX	XCHG BX	XÇHG SP	XCHG BP	XCHG St	XCHG DI
A	MOV m → AL	VOM m - AX	MOV AL ·· m	MOV AX m	MOVS b	MOVS	CMPS b	CMPS **
8	4QV i → AL	MOV i → CL	MOV + DL	MOV I - BL	MOV 1 AH	MOV i → CH	MOV i → DH	MOV I → BH
C	Shift b,r/m,s	Shift w,r/m,i	RET (I · SP)	PET	LES	ĽĎS	MOV b.i r/m	VOM miri.w
0	Shill b	Shift w	Sheft b v	Shift w.v	AAM	AAD		XLAT
Ε	LOOPNZ/	LOOPE	LOOP	JCXZ	iN b	IN W	OUT b	OUT
F	LOCK		REP	REP	HLT	CMC	Grp 1 b r/m	Grp 1 w.c/m

where								
mod r/m	000	001	010	011	100	101	110	111
Immed	ADO	OR	ADC	ŞBB	AND	SUB	XOR	CMP
Shilt	ROL	ROR	RCL	RCR	SHL/SAL	SHR	SHL/SAL	SAR
Grp 1	TEST	_	NOT	NEG	MUL	IMUL	DIV	IDIV
Grp 2	INC	DEC	CALL	CALL	JMP	JMP	PUSH	-

- 186 only instruction

iAPX 86/88/186 Instruction Set Matrix

н	Lo							
	8	9	A	В	С	D	E	F
0	OR b.l r/m	OR w f.r/m	OR btr/m	OR w t r/m	OR b+	OR w t	PUSH	1
1	SBB blr/m	SBB wlr/m	SBB btr/m	SBB wtr/m	SBB	\$BB wi	PUSH	POP DS
2	SUB b f r/m	SUB w l r/m	SUB b1r/m	SUB w i r/m	SUB	SUB w,i	SEG CS	DAS
3	CMP b i r/m	CMP wfr/m	CMP b (r/m	CMP w,1 r/m	CMP b.i	CMP w,s	SEG DS	AAS
4	DEC AX	DEC CX	DEC DX	DEC	DEC SP	DEC BP	DEC SI	DEC
5	POP AX	PQP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP Di
6	PUSH	MUL Lwyfm '	PUSH 45	IMUL r.is.r/m	INS b	INS w	OUTS b	OUTS
7	JŞ	JNS	JP/ JPE	JNP/ JPO	JL/ JNGE	JNL/ JGE	JLE/ JNG	JALEI
8	MOV b.i.r/m	MOV w f.r/m	MOV b.t r/m	MOV wtr/m	MOV sr.f.r/m	LEA	MOV ar t.r/m	POP
9	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LARF
A	TEST b,i	TEST w.i	STOS b	STOS W	LODS	LODS	SCAS b	SCAS
8	MOV I → AX	I→ CX	MOV I + DX	MOV 1 → BX	MOV I → SP	MOV F BP	MOV I ~ \$I	MOV i DI
C	ENTER IW,ID	LEAVE	RET I (I-SP)	RET	INT Type 3	INT (Any)	INTO	IRET
D	ESC 0	ESC	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
E	CALL	JMP	JMP 1 d	JMP si.d	4.p	IN Y.W	OUT v.d	OUT v.w
F (CLC	STC	CLI	STI	CLD	STD	Grp 2 b.r/m	Grp 2 w.r/m

- = byte operation
- = direct
- from CPU reg
- = immediate
- ia inimed to accum
- ib = immediate byte id = indirect
- is a immed, byte sign ext.
- immediate word fong ie intersegment
- m memory
- f = register f/m = EA is second byte
- si = short intrasegment
- sr = segment register
- = to CPU reg
- " yarıable
- word operation
- z = zero

Clocks for MOD186 Operation

FUNCTION	maxx			186 Clock Cycles
GAIN TRANSFER MICH o Mare				
Peg sto to Register Memory	1 0 0 0 1 0 0 w modern IA			2/12
Register champing to register	1 808181 = rodies In			2/9
description of the safety	1 10001 = res000 in	ces	SELF 0-1	12-13
lenmed afe to register	10110 17 121	crate 1		3-4
Memory to acrumurator	1010000 8,77.24	8271 T WY		9
Accumulator as memory	1 0 1 0 0 0 1 m at 7 4m	300 N/A	ŀ	
Register memory to segment register	10301110 0 13041 12		ŀ	29
Segment regulate to regular minimary	10001100 metang rm		1	2/11
PSEN - Pustr				
blamory	(1 1 1 1 red 10 ec.		- 1	16
Pagazar	0 1 7 1 0 103		- 1	10
Segment register	0 0 0 1 1 1 0		l l	8
Immediate (011410101 000	dis-11-0	1	10
FORM - Post All	01100000			36
POF + Pres			- 1	20
Menon	1 0 0 0 1 1 1 1 mcd800 1 m		- 1	
and this	(0 1 0 1 ° (e)		}	10
Segment registed	0 0 0 reg 1 1 1 grog 4216		-	
POPE - Pop Ad	0.1100001		*1m	81
SCHE - Enthante.			- 1	4/17
Register internary in throughout	1000011 w Moscop (M		- 1	3
Pery start series according to	[Q G 2 reg		1	•
(IX — laguit from: Facel port	1 1 1 0 0 1 0 w port		- 1	10
Yor plug port	11101100		- 1	
			- 1	
DE-THEFT	111001101 001		1	9
Evelouri			- 1	7
tonsomer!	11101114		- 1	11
10,67 - Superior by to to Al.	[1 1 0 1 0 1 1 1]		Į	
MA - Last E4 to regrate	1 0 0 0 1 1 C 1 Printing 1 %	enal = 19	ì	15
LBS - Leafporter to DS	3 1 0 0 0 1 0 1 Fading 17		1	18
LES - Leadporter to CS	1 1 0 0 0 1 0 0 Podies (78_	(mod = 11)	1	2
LAW - Load AN or Or hags	10031111		j	3
SAME - Stone An into Stige	10011110		i	9
Pggd - Push Fags	1 60 1 1 10 8		- 1	
POM - Foo Pags	1001101			9_

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems

Clocks for MOD186 Operation


FUNCTION	PORMAT	TB6 Clock Cycles
ARTHORETIC ADD = ARE		
Reg memory with register to entire	0 0 0 0 0 0 a a mosting + m	3/10
Installulate to require memory	[1 0 0 0 0 0 1 = [m;1000 · m] era erata = 01]	4/16
Immediate to accumulate	0 0 0 0 0 1 0 m Cata Cata 1	3/4
ADC = Add with comy		
Reg memory with register to either	8 0 0 1 0 0 0 w mustres 1 m	3/10
Immediate to register memory	10.00000 m mod010 cm ces 6444m 01	4/16
Immediate to accumulator	0 0 0 1 0 1 0 m dea carain - 1	3/4
ORC = Increment		
Register themony	1 1 1 1 mod800 +m	3/15
Register	0 1 3 0 0 1eg	3
SUB - Saldrage		
Regimentary and register to either	6 0 1 0 1 0 s s moding in	3/10
Ammedute Iron register memory	1 0 0 0 0 0 s m most01 im cars 6ata45 m 01	4/16
Principals from accomplished	8 0 1 0 1 1 0 m Gra Grad m - 1	3/4
OI - Labout with the re-	(0.40.) 10.00	2.45
Regimentary and register to entire	0 0 0 1 1 0 0 m modern (m	3/10
immediate from register memory	0.00000 m md011 m cm df245m-05	4/15
ACCEPTAGE LIGHT BEFORE SELECT	0 0 0 1 1 1 0 w 642 623 4 w - 1	3/4
XC - Decrement		
Register Hemory	[111111 m] mort001 rm	3/15
Register .	0 1 0 0 1 70	3
DIP is Compare		
legister memory with rangeage	0 0 1 1 1 0 1 m macreg /m	3/10
legister with register rhemory	2011100 m mostry im	3/10
Tahadate with register themsely	1 0 0 0 0 0 1 mg 111 cm 850 850 850 - 01	3/10
Principle with accomplana	0 0 1 1 1 1 0 + C/4 C/5/4 T	3/4
EG = Chings Ligh	1 3 1 1 0 1 1 a mod011 cm	3
AA - ASCH abust for add	00110111	8
AA - Decimal advist for add	00100111	4
A8 - ASCII adjust for subtract	0011111	7
AS - Decrinal adjust for subtract	00101111	4
BOL - MUILPY (INSURED) legister Byte	1 1 1 7 C I I w mod I CO F ma	
legister Word		26-28 35-37
Armony Byte Armony Wors	1	32-34
		41-43
MJC - Irregel Multiply (signed) agistal Byte	1 1 1 1 0 1 1 m mod 101 rm	
ag-ster Moural		25-28 34-37
lettery Byte		31-34
lemory More		40-43
NA - Magar minrastrate multiply spired)	8 1 1 0 1 0 1 1 MOSTHER COM GARD #5 - 8	22-25/29-32
W - Dvide (unsigned)	[1 1 1 w mod 10 / m]	
rg ster Byta	1 111011 w mod110 rm	29
egister World		38
ency bys		35

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems

Clocks for MOD186 Operation

FUNCTION	FORMAT	Clock Cycles
ANTHMETIC (Coolings#)		
IDIV - Integer doude (signed) Register Byse	fiffetta moditi im	44-52
Register Moral		53-61
Memory Byte		50-58
Memory Word AAM - ASST asset for multiply	11010100 0200 010	59-67
AAD - ASC Laboration divide	1151010100001010	19
		15
CBM - Content byle to word CBMD - Content word to couple word	10011001	2 4
LOSE		
Shift Respix topinactions: Pegister Nemory by T	9 10 10 00 mg Ttlen	2/15
Acces Merch to CL	11210010 001010	5-017-0
		5+n/17+n
Register Memory by Count	1 1 0 0 0 0 0 0 must 17 m pant	341617411
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
AND a Red		3/10
Regimencity and register to write	ac. 6004 • Logist .u.	
Immediate to redister manural	1 000000 e moti00 tm are directe	4:16
enned att as accumulator	9 0 1 0 0 1 0 m cas 400 m · 1	3/4
TEST - And function to Bugs, no report		1
Register memory and register	1 6 C D D 1 C 4	3/10
entered attracted and register members	titiotis motodo in tra drafa	
howers are sets and accumulator	TOTO TOTAL CHARLE	34
04-0		
Roy memory and register to either	0 0 0 0 1 0 6 e] Modern (M	3/10
inmediza ta register memory	1 0 0 0 0 0 0 = mod 0 0 ' + m cm cm 4 e	4/16
NOTION OF STREET CHARGE	0 0 0 0 1 1 0 # 374 554 4 4 4	3/4
20A - Essisses or		
Regimentary and register to either	0 0 1 1 0 0 s e moding im	3/10
enmediate to register memory	1 0 0 0 0 0 0 0 0 0 110 rm Cris Criste	4/16
tomographics/multiple	0 0 . 1 0 1 0 m thr thr	3/4
MST - Invest register memory	1111011 - 04010 10	3
ETERNO MARKETA STORY		14
ETROIG MANIFELATION MOVS - Move byte word	10100:0 *	
	1010010	22
MONS - Movetyte and CASPS - Compressym word		22 15
MONS - Movetyre word GMPS - Compressive word SCAS - Scyntyre word	10100114	
METAS - Move type word EMPS - Completities word SCAS - Scortifies word EMPS - Country's word EMPS - Country's west ALAX	1010044	15
MONS - Movetyre word GMPS - Compressive word SCAS - Scyntyre word	1010011 a	15 12

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems



Clocks for MOD186 Operation


FUNCTION	FORMAT	188 Clock Cycles
STRING MANIPULATION (Commission)		
Registres by court in Cit. MOSE Mose within.	1 *** 4 2 * 4 1 * 6 * 6 2 0 * 6 *	8+8n
CHEPS Compare string	1111001 1010011	5 - 22n
SCAS Scangring		5-15n
LOOS (GARATES) 2001	[11110010 10101164]	8 - 11n
STOS Store string	1 *** 00 * 0 *0 * 0 * 0 * 0 * 4	6 + 9 n
MES o Project strong	11110010 0110110.	6+8n
DUTS - Output strong	11110101010110	8+8n
CONTROL TRANSFER		
CALL - Con		
Direction to a segment	1 1 0 1 0 0 0 0 0 00 00 000	14
Register memory indirect in this segment	11111111 000000	13/19
Deect intersegment	1 0 0 1 3 C 1 0 Inchested	23
indrated intersegment	[11:11:1:1 mod@1":m imod - 11:	38
JMP = Unconditional pump		
Short long	2 2 2 2 2 2 2 4 612 64	13
Direct within segment	1 . 1 0 . 00 , 64 50 62 620 50	13
Fergisles memory indirect within segmi	(1111)11 -0110012	11/17
D-set-merasyment	1 1 1 0 1 C 1 3 segment of segment of segment of segment of segment	13
indrect intersegment	Tittistis mogratism mogratis	26
RET - Return From CALL:		
A THE STATE OF THE A	1 1000011	16
Within segladding immed to SP	11000010 cases con compa	18
of crisi; marri	1 .00.011	22
Terroprent although more areas SP	1 100 10 10 crape crapes	25

Shaded areas indicate instructions not available in APX 86, 88 microsystems

Clocks for MOD186 Operation

FUACION	FORMAT	186 Clock Cycles
CONTROL FRANSFER (Contract)		
RR-Margan	8 1 1 1 0 1 0 0 610	4/13
A PRE METERSTRA	0 1 1 1 1 G O e3g	4/13
megrapheneses-and the	Q L (1 1 1 1 0)	4/13
BAL INTERPERED	0 1 1 0 0 1 0 0 10 1 1 1 0	4/13
POST LOTE OF THE ARE ME	0 1 1 0 1 1 0 0 10	4/13
P IPE - MERCHANISM	3 1 1 1 1 0 1 0 1 0 1 0 1	4/53
AD - arts or perfor	01130000 000	4/13
A-Mery	0 1 1 1 1 0 0 0 1 010	4/13
AC DE - NOTE THE ATEN	0 1 1 1 0 1 0 1 610	4/13
Manual Andrews	Q 1 7 1 1 7 Q 1 053	4/13
PRESENTATION OF THE PROPERTY O	[0 1 1 1 1 1 1]	4/13
PRIME - APPRICATION CONTRACT	0 1 1 1 0 0 1 1 650	4:13
AND AND PROPERTY AND PARTY.	01110111 653	4/13
24P 2FG - Anstroppisch	(0 1111011) 69	4/13
JAG - seperatorios	0 1 1 1 0 0 0 1 019	4/13
Mi-ungaya	0 1 1 7 1 0 0 1 619	4/13
LOOP - Last Clifero	1 1 1 0 0 0 1 5 612	5/15
LOCAL LOCAL - COLUMN TO STATE OF STATE	1 1 1 0 0 0 0 1 630	6/16
LOOPAZ LOOPAS - Las mandamenta	[1 1 1 0 0 0 0 0]	6/16
JONE - Margar Drama	1 1 1 0 5 8 1 1 0:0	16 5
DATES - Enter Procedure	[1 10 0 10 0 0 dda box desa tegh	
L-9		15
L=1 L>1		25
LEAST - Leave Procedure	11081001	22 + 16(n - 1
(NT = interrupt		
You specified	11001101 101	47
Not 3	11001100	45
BESQ - Interruption overfice	1 1 2 5 1 1 1 0	48/4
MET - Interrupt Accura	11001111	28
NOUNCE - Detect come out of come	81108210 modes (m)	33-35

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems





3065 Bowers Avenue, Santa Clara, California 95051 (408) 987-8080 Printed in U.S.A.